




APT56H50J

500V, 56A, 0.07 Ω Max, trr \leq 260ns

N-Channel Ultrafast Recovery FREDFET

Power MOS 8[™] is a high speed, high voltage N-channel switch-mode power MOSFET. This 'FREDFET' version has a drain-source (body) diode that has been optimized for maximum reliability in ZVS phase shifted bridge and other circuits through much reduced trr, soft recovery, and high recovery dv/dt capability. Low gate charge, high gain, and a greatly reduced ratio of C_{rss}/C_{iss} result in excellent noise immunity and low switching loss. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control di/dt during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency.



FEATURES

- · Fast switching with low EMI
- · Very Low trr for maximum reliability
- · Ultra low Crss for improved noise immunity
- · Low gate charge
- · Avalanche energy rated
- RoHS compliant *J*

TYPICAL APPLICATIONS

- · ZVS phase shifted and other full bridge
- Half bridge
- UPS
- Welding
- · Solar inverters
- · Telecom rectifiers

Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
	Continuous Drain Current @ T _C = 25°C	56	
'D	Continuous Drain Current @ T _C = 100°C	35	A
I _{DM}	Pulsed Drain Current ^①	270	
V _{GS}	Gate-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy ²	1845	mJ
I _{AR}	Avalanche Current, Repetitive or Non-Repetitive	42	А

Thermal and Mechanical Characteristics

Symbol	Characteristic	Min	Тур	Max	Unit	
P _D	Total Power Dissipation @ $T_{C} = 25^{\circ}C$			540	W	
$R_{_{ ext{ heta}JC}}$	Junction to Case Thermal Resistance			0.23	°C/M	
$R_{_{\! ext{ heta}CS}}$	Case to Sink Thermal Resistance, Flat, Greased Surface		0.15		°C/W	
T _J ,T _{STG}	Operating and Storage Junction Temperature Range	-55		150	°C	
V _{Isolation}	RMS Voltage (50-60hHz Sinusoidal Waveform from Terminals to Mounting Base for 1 Min.)				V	
W _T	Package Weight		1.03		oz	
			29.2		g	
Torque				10	in·lbf	
	Terminals and Mounting Screws.			1.1	N∙m	

Microsemi Website - http://www.microsemi.com

Static Characteristics

$T_1 = 25^{\circ}C$ unless otherwise specified

APT56H50J

otatic onai		o unicas otherwise specificu				AI 15011500		
Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit	
V _{BR(DSS)}	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$		500			V	
$\Delta V_{BR(DSS)} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	Reference to 25°C, $I_D = 250\mu A$			0.60		V/°C	
R _{DS(on)}	Drain-Source On Resistance ^③	$V_{GS} = 10V, I_{D} = 42A$			0.059	0.070	Ω	
V _{GS(th)}	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 2.5 \text{mA}$		3	4	5	V	
$\Delta V_{GS(th)} / \Delta T_J$	Threshold Voltage Temperature Coefficient				-10		mV/°C	
	Zero Gate Voltage Drain Current	$V_{DS} = 500V$	$T_J = 25^{\circ}C$			250	μA	
DSS		$V_{GS} = 0V$	$T_J = 125^{\circ}C$			1000	μΑ	
I _{GSS}	Gate-Source Leakage Current	$V_{GS} = \pm 30V$				±100	nA	

Dynamic Characteristics

T_J = 25°C unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
9 _{fs}	Forward Transconductance	$V_{DS} = 50V, I_{D} = 42A$		65		S	
C _{iss}	Input Capacitance			13500			
C _{rss}	Reverse Transfer Capacitance	$V_{GS} = 0V, V_{DS} = 25V$ f = 1MHz		185			
C _{oss}	Output Capacitance	1 - 110112		1455			
C _{o(cr)} ④	Effective Output Capacitance, Charge Related			845		pF	
C _{o(er)} (5)	Effective Output Capacitance, Energy Related	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 333V$		425			
Q _g	Total Gate Charge			340			
Q _{gs}	Gate-Source Charge	$V_{GS} = 0 \text{ to } 10V, I_{D} = 42A,$ $V_{DS} = 250V$		75		nC	
Q _{gd}	Gate-Drain Charge	$v_{\rm DS} = 250v$		155			
t _{d(on)}	Turn-On Delay Time	Resistive Switching		60			
t _r	Current Rise Time	V _{DD} = 333V, I _D = 42A		70		20	
t _{d(off)}	Turn-Off Delay Time	$R_{G} = 2.2\Omega^{\textcircled{0}}, V_{GG} = 15V$		155		ns	
t _f	Current Fall Time			50			

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
۱ _s	Continuous Source Current (Body Diode)	showing the	o⊓ }		56	А
I _{SM}	Pulsed Source Current (Body Diode) ^①	integral reverse p-n junction diode (body diode)	s		270	
V _{SD}	Diode Forward Voltage	$I_{SD} = 42A, T_{J} = 25^{\circ}C, V_{GS} = 0V$			1.0	V
t _{rr}		T _J = 25°C			260	20
rr	Reverse Recovery Time	T _J = 125°C			480	ns
0	Reverse Recovery Charge	$I_{SD} = 42A^{③}$ $T_J = 25^{\circ}C$		1.50		
Q _{rr}		$di_{SD}/dt = 100A/\mu s$ $T_J = 125^{\circ}C$		3.93		μC
l _{rrm}	Reverse Recovery Current	$V_{DD} = 100V$ $T_J = 25^{\circ}C$		9.6		٨
		T _J = 125°C		14.2		A
dv/dt	Peak Recovery dv/dt	$I_{SD} \le 42A$, di/dt $\le 1000A/\mu$ s, $V_{DD} = 333$ $T_J = 125^{\circ}C$	V,		30	V/ns

(1) Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.


(2) Starting at $T_J = 25^{\circ}C$, L = 2.08mH, $R_G = 2.2\Omega$, $I_{AS} = 42A$.

- (3) Pulse test: Pulse Width < 380μ s, duty cycle < 2%.
- (4) $C_{o(cr)}$ is defined as a fixed capacitance with the same stored charge as C_{OSS} with $V_{DS} = 67\%$ of $V_{(BR)DSS}$. (5) $C_{o(er)}$ is defined as a fixed capacitance with the same stored energy as C_{OSS} with $V_{DS} = 67\%$ of $V_{(BR)DSS}$. To calculate $C_{o(er)}$ for any value of V_{DS} less than $V_{(BR)DSS}$, use this equation: $C_{o(er)} = -3.14E-7/V_{DS}^{2} + 7.31E-8/V_{DS} + 2.09E-10$.

6 R_c is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)

Microsemi reserves the right to change, without notice, the specifications and information contained herein.









Figure 8, Reverse Drain Current vs Source-to-Drain Voltage



* Source

Gate

Dimensions in Millimeters and (Inches) ISOTOP[®] is a registered trademark of ST Microelectronics NV. Microsemi's products are covered by one or more of U.S.patents 4,895,810 5,045,903 5,089,434 5,182,234 5,019,522 5,262,336 6,503,786 5,256,583 4,748,103 5,283,202 5,231,474 5,434,095 5,528,058 and foreign patents. US and Foreign patents pending. All Rights Reserved.